

Provably Correct Development of Reconfigurable Hardware Designs via Equational Reasoning

Ian Graves, Adam Procter, Bill Harrison & Gerard Allwein
FPT 2015



Provably Correct Development, Bird-Wadler Style

Reference Specification

```
fib :: Int -> Int
fib 0      = 0
fib 1      = 1
fib (n + 1) =
    fib(n - 1) + fib(n)
```

Provably Correct Development, Bird-Wadler Style

Reference Specification

```

fib :: Int -> Int
fib 0      = 0
fib 1      = 1
fib (n + 1) =
    fib(n - 1) + fib(n)

```

Implementation

```

fib2 :: Int -> (Int, Int)
fib2 0 = (0, 1)
fib2 n = (b, a + b)
    where
        (a, b) = fib2 (n - 1)

```

Provably Correct Development, Bird-Wadler Style

Reference Specification

```

fib :: Int -> Int
fib 0      = 0
fib 1      = 1
fib (n + 1) =
    fib(n - 1) + fib(n)

```

Implementation

```

fib2 :: Int -> (Int, Int)
fib2 0 = (0, 1)
fib2 n = (b, a + b)
    where
        (a, b) = fib2 (n - 1)

```

Linking Theorem

For all $n \geq 0$, $\text{fib}(n) = \text{fst}(\text{fib2}(n))$

Equational Proof on the Code Itself

Lemma. For all $n \geq 0$, $\text{fib2}(n) = (\text{fib}(n), \text{fib}(n + 1))$

Proof by Induction.

$n=0$ Inspection.

$n=k+1$

$$\begin{aligned}
 & \text{fib2}(k + 1) \\
 &= (b, a + b) \text{ where } (a, b) = \text{fib2}(k) \\
 &= (b, a + b) \text{ where } (a, b) = (\text{fib}(k), \text{fib}(k + 1)) \\
 &= (\text{fib}(k + 1), \text{fib}(k) + \text{fib}(k + 1)) \\
 &= (\text{fib}(k + 1), \text{fib}(k + 2))
 \end{aligned}$$

□

Overview

Bridging the Semantic Gap

- Pure functional languages support verification, HDLs don't.


Experiment

- Salsa20, stream cipher developed by Daniel Bernstein
 - ECRYPT ESTREAM portfolio of cryptographic ciphers
- Derive verified Salsa20 implementations a' la Bird-Wadler in ReWire

Contributions

- Bird-Wadler Repurposed to HW Design
 - Pure Functional HDL **ReWire** supports equational reasoning
- Mixed functional/structural style with *Connect Logic*
 - E.g., pipeline structuring with Connect Logic
- Several performant implementations of Salsa20 stream cipher


ReWire Functional Hardware Description Language








- Inherits Haskell's good qualities
 - Pure functions & types, monads, equational reasoning, etc.
 - Formal denotational semantics [HarrisonKieburz05,Harrison05]
- Types & operators for HW abstractions ("connect logic").
- Formalizing ReWire in Coq Theorem Proving System
 - Support proof checking & compiler verification




Expressing Diagrams in ReWire with *Connect Logic*

d :: Dev i o




Expressing Diagrams in ReWire with *Connect Logic***d :: Dev i o****d = iter f**

Expressing Diagrams in ReWire with *Connect Logic***d :: Dev i o****d1 & d2****d = iter f**

Expressing Diagrams in ReWire with *Connect Logic* $d :: \text{Dev } i \ o$  $d1 \ \langle \& \rangle \ d2$  $d = \text{iter } f$ 

refold out conn d



Salsa20 Hashing Algorithm

$$\begin{array}{l}
 R_1 \\
 \left[\begin{array}{ll}
 1 & \left[\begin{array}{l} x[4] \oplus=(x[0] \boxplus x[12]) \lll 7 \\ x[14] \oplus=(x[10] \boxplus x[6]) \lll 7 \end{array} \right. \\
 2 & \left[\begin{array}{l} x[8] \oplus=(x[4] \boxplus x[0]) \lll 9 \\ x[2] \oplus=(x[14] \boxplus x[10]) \lll 9 \end{array} \right. \\
 3 & \left[\begin{array}{l} x[12] \oplus=(x[8] \boxplus x[4]) \lll 13 \\ x[6] \oplus=(x[2] \boxplus x[14]) \lll 13 \end{array} \right. \\
 4 & \left[\begin{array}{l} x[0] \oplus=(x[12] \boxplus x[8]) \lll 18 \\ x[10] \oplus=(x[6] \boxplus x[2]) \lll 18 \end{array} \right. \\
 \end{array} \right. \\
 R_2 \\
 \left[\begin{array}{ll}
 5 & \left[\begin{array}{l} x[1] \oplus=(x[0] \boxplus x[3]) \lll 7 \\ x[11] \oplus=(x[10] \boxplus x[9]) \lll 7 \end{array} \right. \\
 6 & \left[\begin{array}{l} x[2] \oplus=(x[1] \boxplus x[0]) \lll 9 \\ x[8] \oplus=(x[11] \boxplus x[10]) \lll 9 \end{array} \right. \\
 7 & \left[\begin{array}{l} x[3] \oplus=(x[2] \boxplus x[1]) \lll 13 \\ x[9] \oplus=(x[8] \boxplus x[11]) \lll 13 \end{array} \right. \\
 8 & \left[\begin{array}{l} x[0] \oplus=(x[3] \boxplus x[2]) \lll 18 \\ x[10] \oplus=(x[9] \boxplus x[8]) \lll 18 \end{array} \right. \\
 \end{array} \right. \\
 \left. \begin{array}{ll}
 x[9] \oplus=(x[5] \boxplus x[1]) \lll 7 \\
 x[3] \oplus=(x[15] \boxplus x[11]) \lll 7 \\
 x[13] \oplus=(x[9] \boxplus x[5]) \lll 9 \\
 x[7] \oplus=(x[3] \boxplus x[15]) \lll 9 \\
 x[1] \oplus=(x[13] \boxplus x[9]) \lll 13 \\
 x[11] \oplus=(x[7] \boxplus x[3]) \lll 13 \\
 x[5] \oplus=(x[1] \boxplus x[13]) \lll 18 \\
 x[15] \oplus=(x[11] \boxplus x[7]) \lll 18 \\
 x[6] \oplus=(x[5] \boxplus x[4]) \lll 7 \\
 x[12] \oplus=(x[15] \boxplus x[14]) \lll 7 \\
 x[7] \oplus=(x[6] \boxplus x[5]) \lll 9 \\
 x[13] \oplus=(x[12] \boxplus x[15]) \lll 9 \\
 x[4] \oplus=(x[7] \boxplus x[6]) \lll 13 \\
 x[14] \oplus=(x[13] \boxplus x[12]) \lll 13 \\
 x[5] \oplus=(x[4] \boxplus x[7]) \lll 18 \\
 x[15] \oplus=(x[14] \boxplus x[13]) \lll 18
 \end{array} \right.
 \end{array}$$

Remarks

- Assignments 1-8 are *quarter rounds*,
- Double round $R_1; R_2$ repeated ten times,
- x is 16-element array of 32 bit words.

Reference Specification for Salsa20 Hash Function

- Bernstein's functional spec. using Haskell syntax
- Not practical to synthesize as-is

```

salsa20 :: W128 -> Hex W32
salsa20 nonce = hash (initialize key0 key1 nonce)


hash :: Hex W32 -> Hex W32
hash x = x +  $\underbrace{\text{doubleround}(\dots(\text{doubleround}(x))\dots)}_{10}$ 

doubleround :: Hex W32 -> Hex W32
doubleround x = rowround (columnround x)

quarterround :: Quad W32 -> Quad W32
quarterround (y0, y1, y2, y3) = ...
rowround :: Hex W32 -> Hex W32
rowround (y0, ..., y15) = ...
columnround :: Hex W32 -> Hex W32
columnround (x0, ..., x15) = ...

```

Iterative Salsa20 Hashing Device



```

sls20dev :: Dev (Bit, W128) (Hex W32)
sls20dev = refold out conn (passthru (&) dblrd)
  
```

```

dblrd    :: Dev (Hex W32) (Hex W32)
dblrd = iter doubleround (doubleround zeros)
  
```

```

passthru :: Dev (Hex W32) (Hex W32)
passthru = iter id zeros
  
```

```

zeros    :: Hex W32
zeros    = ⟨...sixteen all zero words...⟩
  
```

```

out      :: (Hex W32, Hex W32) -> Hex W32
out ((x0, ..., x15), (y0, ..., y15)) = (x0+y0, ..., x15+y15)
  
```

```

conn :: (Hex W32, Hex W32) ->
        (Bit, W128) -> (Hex W32, Hex W32)
  
```

```

conn (o1, o2) (Low, nonce) = (o1, o2)
  
```

```

conn (o1, o2) (High, nonce) = (x, x)
  
```

where

```

x = initialize key0 key1 nonce
  
```

Linking Theorem

Theorem (Correctness of Iterative Salsa20)

For all nonces $n, n_0, \dots, n_9 \in \mathbb{W}_{128}$ and input streams is of the form $[(High, n), (Low, n_0), \dots, (Low, n_9), \dots]$, then:

$$\mathit{salsa20} \ n = \mathit{nth} \ 10 \ (\mathit{feed} \ is \ \mathit{s1s20dev})$$

Automated Testing with QuickCheck


Test Harness

```
test :: W128 -> Bool
test n = reference == iterative
  where
    reference = salsa20 n
    iterative = nth 10 (feed is sls20dev)
    is = (High,n) : repeat (Low,undefined)
```

Running QuickCheck

```
GHCi, version 7.10.1.
*Salsa20> quickCheck test
+++ OK, passed 100 tests.
*Salsa20>
```

10 Stage Pipelined Salsa20



```

pipe10 :: Dev W128 (Hex W32)
pipe10 = refold out inpt tenstage
  where
    tenstage = stage ~> ... ~> stage
              └──────────────────┬──────────────────┘
                                10
    stage      = passthru (&) dblrd
  
```

20 Stage Pipelined Salsa20

```
crstage = passthru (&) crdev
```

where

```
crdev = iter columnround (columnround zeros)
```

```
rrstage = passthru (&) rrdev
```

where

```
rrdev = iter rowround (rowround zeros)
```

$$\text{pipe20} = \left(\begin{array}{cc} \text{crstage} \rightsquigarrow \text{rrstage} \rightsquigarrow & \\ & \vdots \\ \text{crstage} \rightsquigarrow \text{rrstage} \rightsquigarrow & \\ \text{crstage} \rightsquigarrow \text{rrstage} & \end{array} \right) (\times 10)$$

Correctness of Pipelining

Theorem (Correctness of Pipelining)

Assuming $f = f_1 \circ \dots \circ f_n$ and l is an infinite stream, then:

$$\begin{aligned} \text{map } f \ l \\ = \text{drop } n \ (\text{feed } l \ (\text{iter } f_n \ o_n \rightsquigarrow \dots \rightsquigarrow \text{iter } f_1 \ o_1)) \end{aligned}$$

□

Remarks

- Correctness of 10- and 20-stage pipelined versions of Salsa20 are direct consequences of this theorem.


Resource usage, Fmax, and throughput

| | LUTs | Slices | Fmax (MHz) | T (Gbit/s) |
|-----------|-------|--------|------------|------------|
| Iterative | 3459 | 651 | 99.4 | 5.1 |
| 10 Stage | 22840 | 6019 | 97.5 | 49.9 |
| 20 Stage | 25519 | 12309 | 167.4 | 85.7 |

Remarks

- Using XiLinX ISE, targeting Kintex 7 FPGA
- Compares favorably with published hand-crafted Salsa20 VHDL implementation [Sugier 2013].

Related Work



- HW Synthesis from DSLs
 - Delite [Olukotun, lenne, et al.]
 - DSLs and Language Virtualization
 - The “Three P’s” + *Provability*
- Functional HDLs
 - Chisel, Bluespec, Lava
 - ReWire design motivated by formal methods & security
- [Procter et al., 2015] produce a verified secure dual-core processor in ReWire
- Cryptol

Summary, Conclusions & Future Work

- ReWire artifacts verified as ordinary functional programs
 - Traditional HW verification “handcrafts” formal system models
 - “Bird-Wadler” style eliminates this requirement
 - Enabled by functional HDL ReWire
- Approach relies on semantically-faithful compiler
 - Mechanization in Coq; Compiler Verification
- Rewire is open source:
<https://github.com/mu-chaco/ReWire>



THANKS!

* This research supported by the US National Science Foundation CAREER Award #00017806 and the US Naval Research Laboratory.